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A recently introduced Early modeling of transistors is applied to the study of the common collector
amplifier (or emitter follower), an important type of electronic circuit typically employed as buffer,
being characterized by near unit voltage gain, high input resistance, and low output resistance. The
Early equivalent model is applied to derive a simple representation that is simple and yet capable of
incorporating the transistor non-linearities implied by the Early effect. Mathematical expressions
are obtained describing completely the circuit operation in terms of currents and voltages, allowing
accurate estimation of the average voltage gain, total harmonic distortion (THD), and average input
and output resistances. Prototypes of small signal silicon transistors of types NPN and PNP obtained
in a previous work are used to discuss the respectively implied properties of the common collector
transistor. In addition to confirming the importance of the trade-off of current gain for the desired
properties, it is also shown that sub-optimal performance can be obtained in case the base and
emitter resistances are not properly chosen. Even so, the limited current gain implied by real-world
NPN and PNP small signal silicon devices implies some performance constraints. In particular,
it has been observed that the THD tends to be larger for PNP devices than NPN counterparts
with the same average current gain. The obtained results pave the way not only to complementary
analytical studies, but also provide guidance for design and implementation of improved common
collector configurations.
“Lo specchio ora accresce il valore alle cose, ora lo nega.”
Le citta` invisibili, I. Calvino
I. INTRODUCTION
One of the main concerns in analog electronics regards
the linearity of the amplification and other related op-
erations such as filtering. Given that the cornerstone
of linear electronics, namely transistors, are intrinsically
non-linear, it becomes particularly important to develop
and apply methods capable of quantifying the effects of
these non-linearities on the circuit operation. This can
be done by developing models, and respective equiva-
lent circuits, of the employed transistors, and using them
to derive mathematical expressions describing the circuit
and respective operation. There are two main such ap-
proaches to transistor and circuit modeling: (1) simple,
linear models such as those based on the fixed current
gain β and output resistance Ro (e.g. [1–5]), and (2) rel-
atively sophisticated models such as the Gummel-Poon
and related approaches (e.g. [6, 7]), capable of incorpo-
rating several effects into the transistor model, but re-
quiring substantial efforts for the respective solution. As
a matter of fact, the latter type of approaches has been
typically performed through computational simulations,
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being rarely used analytically for the study of circuit con-
figurations.
Recently, a new approach to transistor modeling has
been reported (e.g. [8–10]) that provides simplicity at the
level of the simplest modeling with fixed β and Ro, but
still allowing considerable accuracy in representing the
transistor non-linearities as implied by the fanned, con-
verging characteristic isolines implied by the Early ef-
fect (e.g. [5, 11]). This approach, henceforth called Early
modeling, is characterized by using only two parameters
to represent a given transistor: its estimated, fixed Early
voltage Va, as well as a proportionality parameter s. Ac-
tually, it was the introduction of the latter parameter [8–
10] that paved the way to a complete Early approach
to transistor modeling, after being experimentally veri-
fied for hundreds of small signal silicon and germanium
junction transistors that the characteristic isolines angle
θ varies linearly with the base current IB , i.e θ = sIB .
It follows that the collector output resistance becomes
Ro = 1/tan(sIB) ≈ 1/(sIB). The equivalent circuit of
the Early approach therefore corresponds to a very sim-
ple configuration involving a fixed voltage source Va in
series with the IB-modulated resistance Ro. As such,
the respectively derived representation of several types
of circuits allow mathematical expressions to be obtained
describing to good completeness and accuracy the respec-
tive operation.
Regarding the experimental estimation of Va and s
from real-world transistors, as required for their respec-
tive studies, a simple and yet accurate approach has been
reported [9] that involves a Hough transform accumula-
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2tion scheme (e.g.?[12? , 13]) for the identification of the
intersection of the transistors isolines (obtained by linear
regression) defining the Early voltage Va. The propor-
tionality parameter s can then be obtained by least min-
imum squares from the relationship between θ and IB .
The overall estimation of Va and s of a given transistor
takes less than 2 min by using the author’s acquisition
and analysis system, and can be substantially speeded up
by using more powerful equipment. So, from the analyt-
ical point of view, the Early approach to characterizing
and modeling transistor results simple and yet capable
of representing the isolines non-linearities. Also from the
experimental point of view, the reported procedures for
estimating Va and s can be easily and conveniently ac-
complished by using relatively simple and inexpensive
resources. These features make of the Early modeling
approach a viable alternative for analyzing several types
of transistors in the most diverse circuit configurations.
The simplicity of the Early approach, allied to its abil-
ity to represent the transistor non-linearities implied by
the Early effect, have paved the way to a number of suc-
cessful respective applications to the analysis and better
understanding of several electronics effects and circuits,
including stability with power oscillations [9], study of
complementary geometry transistors in push-pull ampli-
fiers [9], the effect of reactive loads on amplification [14],
as well as the study of the common emitter amplifier con-
sidering the transistor non-linearities [15].
In the present work, we approach the frequently used
circuit configuration, shown in Figure 1, known as the
common collector amplifier (e.g. [1, 3–5]). The distin-
guishing features of this circuit include: (i) near unit volt-
age gain; (ii) large input resistance; ad (iii) small output
resistance. As such, this circuit is frequently employed
as a buffer. Yet, most of the analysis of this circuit, such
as those using the hybrid-pi model, assumes the transis-
tor current gain β not to vary with either the collector
voltage VC or the collector current IC . Neither of this
is observed in real-world circuits, where the Early effect
implied non-linearities conspire to add distortion to the
amplified signal. In practice, the relatively high level of
negative feedback accounted by RE has been assumed to
be enough to eliminate, or at least reduce considerably,
such distortions.
However, it remains to be better understood to which
level this negative feedback can cope with the transis-
tor non-linearities. Here, we use the recently introduced
Early methodology in order to study the common collec-
tor amplifier while taking into account the transistor non-
linearities. This is done by using the Early equivalent
model to derive a respective circuit representation of this
amplifier in terms of the two Early parameters Va and s.
Because of the simplicity of the Early equivalent model,
it becomes possible to derive mathematical expressions
describing to a good level the operation of the common
emitter circuit in presence of transistor non-linearities.
This approach allows an interesting compromise between
linear models of transistors and the more complete and
demanding Gummel-Poon aproach.
Several interesting results are obtained, including the
verification of the fact that the level of negative feed-
back typically adopted cannot completely eliminate the
transistor non-linearities, implying in substantial remain-
ing total harmonic distortion (THD). While transistors
with larger average current gains allow better buffering
properties, it is verified that NPN transistors yield sub-
stantially smaller THD than PNP counterparts with the
same average current gain.
This work is organized as follows. It starts by present-
ing the common collector configuration, and then applies
the Early equivalent model in order to obtain a respec-
tive overall circuit. Mathematical expressions describing
the operation of this circuit in terms of the involved cur-
rents and voltages are analytically obtained, and then
used to study the effect of the transistor non-linearity,
given certain levels of negative feedback, over the circuit
operation and implied distortions. The work concludes
with suggestions for further research.
II. THE COMMON COLLECTOR AMPLIFIER
Figure 1 depicts the common collector amplifier as
adopted in this work. The common collector proper
commonly refers to the portion of the circuit within the
dashed box. For generality’s sake, we incorporate a base
(or input source) resistance RB as well as the load resis-
tance RL. Negative feedback is provided by the emitter
resistance Re, as well as by the source resistance RL when
this is attached to the circuit output. For simplicity’s
sake, we assume that the input voltage source includes
a DC bias, i.e. Vi(t) = A [sin(2pifot) + 1]. Observe that
it is also possible to adapt the following developments
to the AC situation in which both the input source and
output resistance are attached to the circuit by using de-
coupling capacitors.
Now, it is possible to use the Early equivalent cir-
cuit [10] in order to derive, from the common collec-
tor amplifier circuit configuration in Figure 1, the circuit
shown in Figure 2.
We have that the total current through the emitter
resistance is equal to IE = IB + I. Observe that we use
a generic emitter resistance RE that is not necessarily
equal to Re. Also, recall that Ro(IB) = 1/tan(sIB) ≈
1/(sIB). By applying Kirchhoff’s current and voltage
laws as well as Ohm’s law to this circuit, we obtain the
3FIG. 1: The common collector amplifier configuration considered in
the present work. The portion of the circuit within the dashed box
represents what is commonly called the common collector amplifier,
but we consider a more complete circuit incorporating a base
resistance RB (which can also be understood as input source
resistance) and the load resistance RL. The emitter resistance Re is
responsible for implementing negative feedback. The input voltage
source incorporates a DC level, i.e. Vi(t) = A [sin(2pifot) + 1].
FIG. 2: The common emitter circuit representation obtained by using
the Early equivalent circuit of the NPN transistor (within the dashed
box). Observe that RE is not necessarily equal to Re. Also, recall
that Ro(IB) = 1/tan(sIB) ≈ 1/(sIB). Va is the Early voltage and s
is the proportionality parameter. The input mesh is modeled as usual,
i.e. as a diode with resistance Rr and offset voltage Vr.
following system of equations:
{
Vi − (RB +Rr)IB − Vr −RE(I + IB) = 0
VCC − I/(sIB)− Va −RE(I + IB) = 0 (1)
The solution of this system, in terms of I(RE) and
IB(RE) is given by Equations 3 and 4, respectively. The
output voltage Vo(t, RE) can be easily derived from these
two currents as given in Equation 7.
We are now ready to obtain the voltage gain Av, which
is given in Equation 8. It is assumed that RE = Re+RL.
Av =
Vo(t)−min(Vo(t))
Vi(t)−min(Vi(t)) (8)
The input resistance seen by the input voltage source
Vi(t) can be calculated by applying the Thevenin equiv-
alent theorem applied to the input mesh of the circuit in
Figure 2. We make RE = Re+RL. More specifically, we
obtain the Thevenin’s equivalent voltage source VTh,in by
disconnecting Vi(t). Under these circumstances, there is
no base current, i.e. IB = 0, so that Ro → ∞ and the
output mesh is isolated from VCC, implying I = 0. So,
VTh,in = Vr. Now, the input resistance Rin seen by Vi(t)
can be obtained as:
Rin =
Vi − Vr
IB(RE)
(9)
So, the input resistance is a function of the input volt-
age Vi(t) and of IB , the latter depending on the Early
parameters Va and s, RE , as well as VCC .
In order to derive the output resistance, we disconnect
the load resistance from the circuit, implying RE = Re.
This corresponds to the situation in which the load is
open circuited, in which case the output voltage can be
obtained by using Equation 7 with RE = Re. Thus, the
open circuit voltage is Vo(RE = Re). In order to obtain
the short circuit current, we make RE = 0, so that we
have the respective short circuit versions of the IB and
I currents given as in Equations 10 and 11. Now, the
output resistance Rout can be obtained by dividing the
open circuit output voltage Vo(RE = Re) by the sum of
the short circuit output currents, as expressed in Equa-
tion 12.
IBs =
Vi − Vr
Rr +RB
(10)
IEs =
VCC − Va
Ro(IB)
= (VCC − Va) sIB (11)
Rout =
Vo(RE = Re)
IBs + IEs
(12)
So, by using the Early modeling approach, it has been
possible to derive analytical expressions giving the volt-
age gain Av and THD, as well as the input and output re-
sistances Rin and Rout, respectively. In the next section
we explore the behavior of these important parameters
with respect to several circuit and transistor configura-
tions. The THD values were obtained numerically by
using the fast Fourier transform [12, 16].
4III. CIRCUIT ANALYSIS
First, we investigate the effect of RB and RE on the
circuit properties. We do this with respect to two typical
transistor configurations found respectively in NPN and
PNP silicon bipolar junction transistors [9]. These two
configurations are (Va,NPN = −100V, sNPN = 2.5V −1)
and (Va,PNP = −50V, sPNP = 5.0V −1), which imply
in comparable average current gains 〈β〉 ≈ 250. We
have adopted Rr = 30Ω, Vr = 0.6V , and Vi(t) =
4.0 [sin(2pi200t) + 1]. In all cases in this work, we have
Re = RL = 0.5RE .
Figure 3 shows, respectively, the average voltage gain
(a), the THD (b), the average input resistance (c) and
the average output resistance (d) in terms of RB and RE
obtained with respect to the PNP prototypical transistor.
Figure 4 illustrates the same respective circuit properties
as obtained for the NPN prototypical transistor.
We have that the respective surfaces obtained for the
PNP and NPN small signal transistors have very similar
shapes. In the case of the average gain, even the val-
ues are very similar. However, rather distinct distortions
(THD) were obtained, with the NPN case yielding about
half THD intensities. This suggests that NPN transis-
tors can be used in cases where linearity is more critical.
Similar, but not identical, average input and output re-
sistances were obtained for the NPN and PNP cases.
Regarding the effects of RB and RE choices on the
circuit properties, we have that the average voltage gain
is very stable and close to unit in the region where RE
is larger and RB is smaller. The average gain tends to
decrease more substantially for larger values of RB , and
a drastic gain variation is observed when RE approaches
100Ω. The latter effect shows that the reduction of the
negative feedback level undermines the unit gain associ-
ated with the common collector amplifier.
The THD behavior with RB and RE , it takes small
valuer for large values of RE almost irrespectively with
RB , but undergoes a dramatic increase for smaller values
of RE . This effect again shows the importance of adopt-
ing relatively high values of RE in order to enhance the
negative feedback implemente by this resistance.
The average input resistance varies in almost per-
fectly linear way with RE , irrespectively of RB , achieving
≈ 1.4MΩ for the PNP transistor and 1.2MΩ for the NPN
transistor. This is so because the latter type of transis-
tors have smaller output resistance Ro ≈ 1/(sIB) than
a PNP counterpart with the same average current gain
≈ −sVa.
Now, it is interesting to observe the average in-
put and output resistances obtained for the region of
smallest THD, namely the configurations near (RB =
1000Ω, RE = 5000Ω). At this point, the average input
resistance is at its highest, and the average output resis-
tance is at its lowest. In addition, the average voltage
gain is also observed to be at the nearest value to unit.
So, this configuration seems to be ideal when the common
collector amplifier is used as a buffer, be it employing
PNP or NPN transistors.
As expected, very small average output resistances
are obtained for both PNP and NPN cases, with val-
ues slightly larger observed for the NPN transistor. The
average output resistance increases almost linearly with
RB for most values of RE , but undergoes an abrupt tran-
sition for the smallest values of this resistance.
Now, in order to have a better idea of how the tran-
sistor parameters Va and s affect the common collector
voltage gain and input and output resistances, we ob-
tain these properties for a wide range of these param-
eters while fixating RB = 10kΩ and RE = 1kΩ and
RL = Re = 500Ω. Figure 5 depicts the respectively
obtained average voltage gain (a), the THD (b), as well
as the average input resistance (c) and average output
resistance (d).
First we analyze the average voltage gain, shown in
Figure 5(a). This gain is immediately verified to take
its largest values (nearer to 1) in the region of the Early
space characterized by large Va magnitude and large val-
ues of s. So, gain nearer to one is obtained for the largest
average current gain 〈β〉 ≈ −sVa. However, silicon small
signal transistors have verified [9] to have approximately
130 ≤ 〈β〉 ≈ 400, achieving an average gain value of 250.
This defines an approximate curve s = −250/Va in the
Early space, representing the band typically occuppied
by silicon small signal transistors. It can be verified that,
for the chosen values of oRB and RE , the gain along this
curve departs significantly from the unit. As discussed
above, better perfomance can be obtained for larger val-
ues of RE .
The THD obtained in terms of (Va, s) is shown in Fig-
ure 5(b). It follows from this result that best linearity
is achieved for large values of both Va and s. However,
for the region typically occupied by silicon small signal
transistors. Because of the asymmetry of this surface,
better THD is obtained for NPN devices, which tend to
have larger Va magnitude and s values, than for PNP
transistors.
The average input resistance shows a definite increase
with both Va magnitude and s values, reaching its peak
at (Va = −150, s = 10). However, for the typical Early
parameter values characterizing silicon small signal tran-
sistors, the average input resistance will be much smaller
than at its peak, achieving typically 200kΩ, be it for NPN
or NPN devices.
The smallest average output resistance, illustrated in
Figure 5(d), is again obtained for (Va = −150, s = 10),
5which corresponds to the maximum average current gain.
Sub-optimal values are verified along the band occupied
typically by NPN and PNP silicon small signal transis-
tors.
All in all, the mapping of the four important circuit
properties in terms of the Early parameters of the tran-
sistors confirmed that the best properties are obtained
for the largest average current gain ≈ 1500, as this is
traded-off for linearity and other benefits. However, real-
world small signal transistors have much smaller average
current gains, hence limited performances that, as in the
case of THD, varies with the choice of specific transis-
tor parameters. This is particularly interesting because
it was thanks to the consideration of the transistor lin-
earities allowed by the adopted Early modeling approach
that this important effect on the linearity has been ob-
served, while going unnoticed otherwise.
IV. CONCLUDING REMARKS
We have reported the application of the recently in-
troduced Early modeling approach to the analysis of the
common collector amplifier, also known as emitter fol-
lower. The main distinctive features of this approach
are: (i) the whole approach is very simple and involves
small computational resources; (ii) it allowed the non-
linearities of the transistors implied by the Early effect
to be accurately taken into account; and (iii) it allowed
mathematical expressions to be obtained describing the
involved voltages and currents.
The Early equivalent circuit of a transistor was used to
obtain to transform the common collector amplifier into a
mathematically approachable representation, from which
expressions describing the circuit operation in terms of
currents and voltages were obtained. These equations
were then used to obtain the average voltage gain and
the THD, as well as the average input and output resis-
tances. Prototypes of PNP and NPN small signal silicon
transistors obtained previously [9] were used to discuss
the effect of the choice of the resistances RB and RE on
the circuit performance. This study was complemented
by obtaining and discussing the effect of the transistor
Early parameters Va and s on the common collector op-
eration.
The obtained results confirmed the trade-off of current
gain for improved linearity, larger input resistance, and
lower output resistance, as well as near unit voltage gain.
However, it was also shown that twice as much THD can
be obtained for the same circuit configuration (i.e. same
values of RB and RE) when using PNP devices instead
of NPN counterparts with the same average current gain.
This important result was only possible because of the
Early modeling approach ability to take into account the
non-linearity of small signal transistors implied by the
Early effect and corresponding to the converging beta-
indexed characteristic isolines.
The reported procedure and results pave the way to
a number of related further developments, including the
analysis of the dispersion of the four considered mea-
surements (i.e. average voltage gain and THD, as well
as average input and output resistances). It would also
be interesting to extend the reported analysis to higher
power and higher frequency transistors, as well as other
technologies such as FET and MOS. Other circuit con-
figurations such as the differential amplifier can also be
approached by using the reported methodology.
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7ג(RE) =
√
(4sR1REV1 + (R1 + RE + sRE(V2 − V1)))2 (2)
IB(RE) =
sRE(V1 − V2)−R1 −RE + ג
2sR1RE
(3)
I(RE) =
R21 + R
2
E(1 + s(V2 − V1)) + R1RE(2 + s(V1 + V2))− (R1 + RE)ג
2sR1R2E
(4)
V1 = Vi(t)− V r (5)
V2 = VCC − Va (6)
Vo(t, RE) = (I(RE) + IB(RE))RE (7)
(a) (b)
(c) (d)
FIG. 3: Properties of the common collector amplifier for a prototypic PNP transistor: (a) average voltage gain; (b) THD; (c) average input
resistance; and (d) average output resistance. Va = −50V and s = 5.0V −1.
8(a) (b)
(c) (d)
FIG. 4: Properties of the common collector amplifier for a prototypic NPN transistor: (a) average voltage gain; (b) THD; (c) average input
resistance; and (d) average output resistance. Va = −150V and s = 2.5V −1.
9(a) (b)
(c) (d)
FIG. 5: Properties of the common collector amplifier for a prototypic NPN transistor: (a) average voltage gain; (b) THD; (c) average input
resistance; and (d) average output resistance. RB = 10kΩ and RE = 1kΩ and RL = Re = 500Ω.
